Abstract-In this paper, we show how beneficial effects of aging on static power consumption can be exploited to design reliable drowsy cache memories adopting dynamic voltage scaling (DVS) to reduce static power. First, we develop an analytical model allowing designers to evaluate the long-term threshold voltage degradation induced by bias temperature instability (BTI) in a drowsy cache memory. Through HSPICE simulations, we demonstrate that, as drowsy memories age, static power reduction techniques based on DVS become more effective because of reduction in subthreshold current due to BTI aging. We develop a simulation framework to evaluate tradeoffs between static power and reliability, and a methodology to properly select the "drowsy" data retention voltage. We then propose different architectures of a drowsy cache memory allowing designers to meet different power and reliability constraints. The performed HSPICE simulations show a soft error rate and static noise margin improvement up to 20.8% and 22.7%, respectively, compared to standard aging unaware drowsy technique. This is achieved with a limited static power increase during the very early lifetime, and with static energy saving of up to 37% in 10 years of operation, at no or very limited hardware overhead.
scaling (DVS) [1] , [5] , [6] are two static power reduction techniques that can be successfully used for both memories and logic circuits [1] , [7] . Among DVS solutions, the drowsy technique is proposed for on-chip caches [8] , and is the focus of this paper. The low voltage of drowsy mode, denoted as drowsy voltage V D dd , degrades the reliability of the memory compared to active mode, and also memory cache lines could stay in drowsy mode for a large portion of cache's lifetime [2] . Indeed, when the supply voltage is reduced, soft error rate (SER) increases substantially due to critical charge Q crit reduction [9] , [10] , where Q crit is the minimum amount of charge collected by a node that is able to flip the state of an affected memory cell. Soft errors during reads can also be a concern, since the Q crit can diminish due to the interference of the precharged bit lines [11] . In addition, memory robustness to noise decreases due to static noise margin (SNM) reduction in drowsy modes [12] . As a result, cache memory reliability can be severely impacted by its lower robustness against soft errors and noise during drowsy mode.
Low-power memory reliability is further undermined by device aging. Bias temperature instability (BTI), hot carrier injection and time dependent dielectric breakdown are the main aging mechanisms experienced by aggressively scaled devices [13] . Among these phenomena, negative BTI (NBTI) observed in pMOS transistors is the dominant one in the latest process technology [13] , and is universally recognized as one of the primary parametric failure mechanisms for modern ICs [13] [14] [15] [16] . Furthermore, with the use of high-k dielectric stacks, positive BTI (PBTI) exhibited by nMOS transistors is also significant and can no longer be neglected [17] .
When transistors are biased in strong inversion [18] , BTI causes an increase in their threshold voltage (V th ) over time. It has been shown that, both during stand-by and reads, the Q crit and SNM degrade considerably due to BTI aging [11] . In [12] , the negative effect of BTI on memory reliability has been considered for the selection of the minimum voltage that guarantees high reliable data retention in low-power memories. However, this technique ignores the beneficial effect of BTI aging on the sub-threshold current reduction, as shown in [19] [20] [21] . Moreover, in [22] , a cross-layer SER analysis considering the effect of PVTA variations have been performed.
In this paper, we show that BTI, besides causing detrimental effects on reliability, can also cause considerable static power saving in drowsy cache memories. Preliminary results on this beneficial effect have been presented in [23] . 0278 -0070 c 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Although several other papers in the literature deal with the analysis of NBTI and power consumption in memories (e.g., [24] and [25] ), to the best of authors' knowledge this is the first time that the beneficial effect of aging on static power consumption is exploited to improve the reliability of a low power memory. We show that static power consumption in drowsy mode reduces considerably over time compared to the expected value determined at design time without considering the BTI effect. This extra power reduction can be beneficial for low power applications that do not have strict reliability requirements. Nevertheless, for applications in which power consumption and reliability are both important constraints, the reliability deterioration in low power cache memories is an issue that needs to be addressed. Therefore, we propose to tradeoff some of this extra power saving to improve memory reliability by increasing the drowsy voltage V D dd . In order to assess the BTI effect on both reliability and static power consumption (P st ) of cache memories during drowsy mode, we first propose a DVS aware analytical model for aging accounting for the operating time spent in active mode or drowsy mode. Indeed, since the stress conditions in the two operating modes are different, the induced stress and consequently aging will also be different. The developed aging model is then embedded into our HSPICE simulations. Considering a drowsy cache memory cell implemented with a 32 nm high-k CMOS technology [26] , we show that static power reduces by more than 35% during the first month, by more than 48% during the first year, and up to 61% in 10 years of operation.
We then develop a simulation framework for the design of reliable drowsy cache memories. The proposed framework allows us to evaluate possible tradeoffs between power consumption and reliability, considering different drowsy voltages and access ratios, defined as the fraction of the operating time during which a cache line is being accessed. We propose a novel metric, referred to as power efficiency for reliability, which is defined as the ratio between a reliability figure (either Q crit or SNM) and the static power for different operating conditions. This metric considers reliability and static power consumption jointly, thus enabling the identification of a drowsy voltage value that improves memory reliability, yet limiting static power consumption. Therefore, designers can evaluate the power efficiency in providing robustness against either soft errors (Q crit /P st ) or noise sources (SNM/P st ). By using the proposed simulation framework, we derive three possible drowsy voltage selection policies, each characterized by a different static power and reliability tradeoff. HSPICE simulations show an SER improvement up to 20.8% and SNM increase up to 22.7% during drowsy mode compared with a standard drowsy cache technique. A limited increase in static power consumption over the value expected by a standard, BTI-unaware drowsy technique, is exhibited during only the very early lifetime, while a static energy saving of up to 37% for 10 years of operation is achieved. We show that the reliability improvements are attained at no or very limited area overhead, and are valid also in case of process and temperature variations. The rest of this paper is organized as follows. Section II introduces the basics of drowsy cache memories. In Section III, we develop an analytical model for the evaluation of the long-term threshold voltage degradation induced by BTI in a drowsy cache memory. In Section IV, through HSPICE simulations, we assess the beneficial effects of BTI aging on static power consumption of a drowsy memory cell, as well as BTI detrimental effects on SER and SNM. In Section V, we describe the proposed simulation framework allowing us to evaluate possible tradeoffs between power consumption and reliability. Then, in Section VI, we describe and assess three derived drowsy voltage selection policies and analyze the impact of process and temperature variations on a drowsy memory cell. Finally, concluding remarks are given in Section VII.
II. BACKGROUND
Cache memories are responsible for large part of static power in current ICs, due to their size. Approaches to reduce static power using power-gating techniques in [4] , [5] , and [27] selectively turn off cache lines storing data unlikely to be reused [5] . Power-gating is very effective in saving static power, but it does not support data retention. Therefore, data are retrieved from upper level memories in the memory hierarchy, causing performance penalties and potentially undermining energy savings of power gating.
The alternative approach of drowsy cache enables a lower reduction of static power compared to power-gating, but allows memories to retain their data. In this case, rather than turning off inactive lines, drowsy cache puts them into a low-voltage mode (drowsy mode). This way, the drowsy cache technique can allow up to 75% of energy reduction with no more than 1% of performance overhead [8] , [28] . Drowsy cache line architecture is shown in Fig. 1 . It applies to the lines not being accessed a supply voltage V D dd lower than the that during active mode V A dd , but high enough to preserve stored data [8] . When a drowsy line is being referenced, that line is turned on again to a full power supply V A dd . More details on drowsy cache architecture can be found in [8] .
In standard drowsy caches, the low V D dd value employed during the drowsy mode is determined without considering BTI degradation. It is approximately equal to 1.5 times the threshold voltage value of the memory cell transistors [8] , a value that guarantees a considerable static power reduction, yet providing the design with adequate margins against noise and process variations [8] . Therefore, designers identify an expected static power consumption in drowsy mode as a target, which is kept constant during the entire memory lifetime. We refer to this value as static power design constraint at t 0 , and denote it by SPDC 0 .
III. DVS AWARE AGING MODEL FOR DROWSY CACHE MEMORIES
BTI causes a threshold voltage increase in MOS transistors, denoted by V th , when they are ON (stress phase) [18] . BTI-induced degradation is partially recovered when MOS transistors are in their OFF state (recovery phase). NBTI is observed in pMOS transistors, and it usually dominates the PBTI observed in nMOS transistors [18] .
In [17] and [29] , an analytical model based on the reactiondiffusion model in [18] has been proposed that allows designers to estimate long term BTI degradation. It is
The parameter C ox is the oxide capacitance, t is the operating time, α is the fraction of the operating time during which an MOS transistor is under a stress condition (stress ratio), k is the Boltzmann constant, T the device temperature and E a is the activation energy (E a 0.08 eV [17] ). The coefficient χ allows us to distinguish between PBTI (χ = 0.5) and NBTI (χ = 1). The parameter K lumps technology specific and environmental parameters. We have estimated it to be K 2.7 V 1/2 F −1/2 s −1/6 by fitting the model with the experimental results reported in [30] .
As can be observed from (1), BTI degradation depends on the voltage applied to the gate of a transistor and, consequently, to the supply voltage. Therefore, if a drowsy memory is considered, the expression in (1) can be profitably utilized when the supply voltage to a memory cell is constant, either equal to the full V A dd applied during active mode, or to the lower voltage V D dd supplied during drowsy mode. The first case V dd = V A dd , ∀t corresponds to a condition where a cache line is always being accessed, which is not a realistic assumption. The second case V dd = V D dd , ∀t, instead, refers to a condition where a cache line is never accessed.
When a cache line switches from active mode to drowsy mode, and vice-versa, the model in (1) is not suitable to estimate BTI degradation. Therefore, to properly estimate the BTI degradation of a drowsy memory, we modified the model in (1) to account for the different degradations induced during active mode and drowsy mode. In this regard, it should be noted that transistors composing the memory cells and those utilized as power switches require the development of different models. Let us first define access ratio as the fraction of the total memory operating time and the time during which the considered cache line is operating in active mode, and denote it by γ . In turn, the proportion of the operating time during which the memory is operating in drowsy mode is (1 − γ ). As far as transistors composing memory cells are concerned, they are exposed to a degradation depending on V A dd during the fraction γ of their operating time. Conversely, their degradation is determined by V D dd during a fraction (1 − γ ) of their operating time. In addition, their degradation depends also on the data stored in the memory, which is accounted for by the stress ratio α. As a result, the new aging model for the low threshold voltage (V L th ) memory cell transistors is
As for power switch transistors with high threshold voltage V H th that connect the V D dd to the memory cells, they are exposed to a stress time with a ratio α = (1 − γ ). Therefore, the aging model for these transistors is
The proposed model does not consider the exact sequence between active and drowsy modes, as in [31] and [32] . Instead, the history of the memory operation over a long period of time is embedded in the parameter γ , which represents an average access ratio. Moreover, the proposed model can be used at design time when the sequence of operating conditions is not known.
In Fig. 2(a) , we depict the trend over time of the threshold voltage degradation of the memory cell transistors, as given by (2), and of the power switch connected to the drowsy V D dd , as given by (3), for different V D dd values. The access ratio γ and stress ratio α have been set equal to 0.5. As expected, the degradation increases with V D dd , and this increase is more evident for the power switch than the memory cell transistors. [8] , and α = 0.5. Note that cell transistors (V L th ) experience a larger degradation compared to power switch (V H th ) connected to the drowsy V dd , as well as a higher sensitivity to γ . In particular, the degradation of memory cell transistors increases with γ . Indeed, larger γ values represent longer time periods spent in active mode during which transistors are subjected to a larger stress. On the other hand, the degradation of the power switch connected to V D dd decreases with γ , since the stress ratio for this transistor is given by (1 − γ ).
In Fig. 2 (c), the V th trend over time for different stress ratio α is depicted, for V D dd = 0.65 V and γ = 0.5. It refers to memory cell transistors only, as the degradation of the power switches does not depend on α. We have assumed that α is the stress ratio of the pMOS transistor connected to the bit line BL and nMOS transistor connected to the complemented bit line NBL (Fig. 1) . The stress ratio for the other two memory cell transistors is 1 − α. The curve for α = 1 and γ = 0 corresponds to a memory cell which is never accessed (always in drowsy mode), and so the stored bit never changes. This configuration exhibits the lowest degradation, since the electric stress is always at its minimum.
Finally, Fig. 3 shows the V th for different aging temperatures. As expected, the degradation increases with temperature, and the difference between the three curves for the low-V th transistors is considerably larger than for the high-V th transistors.
IV. ANALYSIS OF BTI IMPACT ON LEAKAGE AND RELIABILITY OF DROWSY MEMORY

A. Simulation Setup
In order to assess the impact of BTI on a drowsy memory, we considered the memory cell scheme shown in Fig. 4 . Fig. 4 . Drowsy memory cell structure [8] , and leakage current paths (dashed arrows) when the stored data is a logic 1. 
It has been implemented with a 32 nm high-k CMOS technology [26] , with the supply voltage in active mode V A dd = 1 V. Particularly, the high-V th (V H th ) low power model has been adopted to implement the pMOS power switches, as suggested in [8] , while all other transistors have been designed using the low-V th (V L th ) high performance model. The value of the drowsy voltage is set to V D dd = 0.65 V. In Fig. 4 the leakage current paths are also highlighted (dashed arrows).
Because of the low voltage during drowsy mode, static power of inactive cells reduces considerably. On the other hand, memory reliability degrades noticeably when the power supply voltage is reduced. Indeed, the critical charge Q crit and the SNM decrease substantially in drowsy mode compared to active mode. As a consequence, the inactive memory cells are more prone to soft errors. These considerations are confirmed by the simulation results in Table I , where static power, Q crit and SNM are reported for both active (V A dd = 1 V) and drowsy (V D dd = 0.65 V) modes. We can see a 94.6% static power reduction achieved by switching the memory in drowsy mode compared to active mode. On the other hand, Q crit reduces (SER increases) and so does SNM, by 87.5% and 45.5%, respectively, as shown in Table I [9] . As a result, drowsy memories are much more susceptible to reliability threats when operated in drowsy mode than in active mode.
In addition, BTI aging has a considerable impact, either beneficial or detrimental, on static power consumption, SER and SNM. In Fig. 5 , we show the approach followed to embed BTI aging effects in our simulation flow. Given power supplies (V A dd and V D dd ) and operating conditions (aging temperature T A , access ratio γ , and stress ratio α), the V th degradation is estimated for both low-V th and high-V th transistors. The corresponding V th value obtained for each considered operating time interval is then utilized to customize the HSPICE device 
B. BTI Beneficial Effect on Static Power During Drowsy Mode
Static power P st due to leakage current I leak is becoming a major contributor to power consumption, especially in large cache memories. Leakage current I leak has two main components [1] : 1) subthreshold current and 2) gate current. Subthreshold current dominates, since gate current can be well controlled by the use of high-k dielectrics. Therefore, I leak can be approximated as follows [1] :
If the overdrive voltage (V gs − V th ) reduces, I leak decreases exponentially, and so does P st . Therefore, when the drowsy mode is applied, a considerable saving in static power is experienced. As for the dependency on drain to source voltage V ds , it is worth noting that V ds = V D dd in off transistors during drowsy mode. Since this value is considerably larger than the thermal voltage kT/q 26 mV at ambient temperature, the second exponential term in (4) can be neglected.
As previously discussed, a constraint SPDC 0 = P st (t = 0, V D dd = 0.65 V) for static power consumption is identified at design stage, which remains constant over time. This value represents the static power per memory cell expected to be consumed by a standard drowsy technique not accounting for the beneficial effect of BTI. Instead, we expect that static power considerably decreases as memory ages due to BTI [20] , [21] . This is confirmed by the simulation results shown in Fig. 6 (a), which shows also the relative reduction over time. After only 1 month of operations, P st reduces by 31%; after 1 year, static power reduction exceeds 43% and, after 10 years, it reaches 56%. We observe that P st decreases after 1 month of operation by more than 50% of the variation exhibited after 10 years. Therefore, as a result of BTI aging, P st during stand-by decreases over time to a value considerably lower than SPDC 0 estimated by a standard BTI-unaware drowsy technique.
C. BTI-Induced Degradation of Soft Error Rate
In drowsy mode, Q crit reduces by more than 87% (Table I) compared to active mode (from 10.4 to 1.31 fC at t 0 ). Moreover, Q crit is further degraded by BTI. To evaluate Q crit profile over time, we estimate V th by (2) for cell transistors and (3) for power switches. Similar to [16] and [30] , the estimated V th values for each considered lifetime have been utilized to customize the HSPICE device model, so that each transistor is simulated with the proper BTI degradation. In Fig. 6(b) , we depict the obtained simulation results for the Q crit . The relative Q crit reduction with respect to t 0 value is also shown. Note that the Q crit decreases by more than 26% over 10 years, reaching 20% reduction after only 1 year. The Q crit reduction exhibited by a drowsy memory cell is greater than in a standard SRAM cell operating at V A dd , for which we found a 11.4% Q crit reduction over 10 years. This difference can be attributed to the presence of the power switch in a drowsy memory cell, whose BTI degradation exacerbates the Q crit reduction.
We now evaluate the SER of a drowsy memory cell as a function of lifetime t, for V D dd = 0.65 V and γ = α = 0.5. The SER of a memory cell is determined by the sum of several contributions, each referred to a node of the cell. In turn, the susceptibility of each node can be expressed as a function of the window-of-vulnerability (WOV), which is the time interval during which an energetic particle hitting the node can give rise to an SE, and the Q crit of the considered node. The operation of the memory also impacts the SER calculation. Particularly, a memory cell is sensitive to SE when it is being read (active, denoted by A) and during stand-by (drowsy, denoted by D). As a result, the total SER is
where mode can be either drowsy (D) ar active (A); n = 2 are the nodes of the memory cell that may produce an SE if hit by an energetic particle; A Si is the susceptible area of the node i;
P is the flux of energetic particles ( P 56.5 s −1 m −2 at see level [33] ), and β is a parameter that depends on the considered technology and operating environment. For the considered 32 nm CMOS technology, we have derived a value β = 90 × 10 12 1/C from [34] .
In this paper, we assess the impact of BTI during drowsy mode only, and not during active mode. We have found that, in drowsy mode, Q D crit equals 1.31 fC, which is considerably lower than Q A crit = 10.44 fC during read operations. Moreover, WOV D is usually much larger than WOV A . As a result, SER
D SER
A . It is worth noting that, by reducing the power supply from 1V to 0.65 V, we have found that the SER increases by 63.4% at t 0 , thus confirming the higher reliability risks when the memory operates in drowsy mode. In Fig. 6(c) , we show the trend over time of the SER for a drowsy memory cell considering BTI aging, when the memory is in drowsy mode, together with its relative variation over the value exhibited at t 0 . We can see that, although the critical charge decrease over 10 years of operation exceeds 26%, SER increases by 3.6% only.
D. BTI-Induced Degradation of Static Noise Margin
Similar to Q crit , SNM degrades over time due to BTI aging. In a drowsy memory, this degradation adds on top of that 
(a) (b) induced by the use of a lower supply voltage. SNM profile during drowsy mode has been derived graphically from the butterfly curve, which is obtained by plotting the static characteristics of the two inverters in a memory cell. Then, the SNM is given by the size of the largest square that can be inscribed within the smallest butterfly lobe. The HSPICE simulation results are depicted in Fig. 7 . The SNM reduces by 9.5% over 10 years of operation, thus exhibiting a degradation over time which is considerably lower than Q crit degradation. Indeed, the bistable structure of a memory cell helps reduce the SNM degradation.
V. PROPOSED SIMULATION FRAMEWORK FOR TRADING OFF POWER AND RELIABILITY IN DROWSY MEMORIES The beneficial impact of BTI aging on static power has been ignored so far by DVS techniques. We propose to tradeoff some of this static power over-reduction to counteract the detrimental effect of BTI aging on SER and SNM, thus improving drowsy memory reliability. This can be achieved by selecting a higher drowsy voltage to be applied to cache lines not being accessed. Of course, different drowsy voltage values enable achieving different tradeoffs between static power consumption and reliability. Therefore, we have developed a simulation framework allowing designers to evaluate static power and reliability tradeoffs. In particular, we have analyzed the trend over time of P st , Q crit (SER), and SNM as a function of V D dd varying from 0.65 to 0.8 V, and access ratio γ varying from 0 to 0.75. As for stress ratio α, we set it to 0.5. The obtained results are shown in Fig. 8 , whereas the flow of the simulation framework is depicted in Fig. 9 .
For the characterization of the memory cells accounting for BTI aging ("aged library characterization" in Fig. 9 ), the considered operating conditions feed the aging model, and the corresponding threshold voltage degradation is computed. In this regard, actual thermal profiles of the memory can be derived by means of the HotSpot tool [35] , provided that information on the workload are available. If the actual workload is not known at design time, the statistically probable workload can be selected, as proposed in [36] . Afterwards, the considered metrics are evaluated by HSPICE simulations allowing designers to explore different tradeoffs between power consumption and reliability. Then, according to the design constraints, a drowsy V D dd value suitably higher than the value adopted in standard drowsy memory is selected.
In Fig. 8(a) , we show the P st profile for a drowsy cache memory cell as a function of V D dd and lifetime, for γ = 0.5. As can be seen, the static power drops rapidly over time for all V D dd values. As expected, P st values at t 0 are higher than SPDC 0 for V D dd > 0.65 V. Nevertheless, while for V D dd > 0.78 V P st is always greater than SPDC 0 , this is not the case for lower values of V D dd . As an example, P st drops below SPDC 0 after less than a month of operation for V D dd = 0.7 V, and after approximately 3.5 years for V D dd = 0.75 V. Fig. 8(b) depicts the contour curves for the considered values of access ratio γ . The four curves in each group have approximately the same value of P st . We can see that static power variation depends noticeably on γ and, for a given V D dd value, the characteristic P st value of each group is achieved in a shorter time for higher value of γ . Moreover, the sensitivity on γ increases with both V D dd and lifetime. Fig. 8(c) and this ratio is maintained for all the considered lifetime range. In turn, Q crit decreases over time due to BTI aging. The relative variation over time against the value exhibited at Different from P st , Q crit is almost constant with γ , and the four curves in each group in Fig. 8(d) overlap. This is attributed to the higher sensitivity of P st to V th degradation compared to Q crit . Indeed, the latter quantity is proportional to the driving strength (active current) of memory cell transistors, which depends almost linearly on the overdrive voltage (V gs −V th ), whereas the sub-threshold leakage current, which is the dominant contributor to static power, varies exponentially with (V gs − V th ), as given by (4) . SNM trend over time as a function of drowsy voltage V D dd is shown in Fig. 8(e) . SNM increases with V D dd and decreases over time due to BTI aging. It is worth noting that the variation with V D dd is much less remarkable than for Q crit : SNM improvement over the standard approach (
This SNM improvement is very similar for all t j considered. In Fig. 8(f) , we show the contour curves, which evidence a greater dependence on γ for higher voltages.
Next, we evaluate the SER variation over the standard approach (V D dd = 0.65 V) when we increase the drowsy voltage. The SER is estimated using (5), and Fig. 10(a) shows the trend over time of the SER improvement for different values of V D dd . Access ratio γ and stress ratio α are set to 0.5. In this regard, it is worth reminding that no appreciable Q crit dependency on γ and α was found. As can be seen, SER improvement varies considerably with V D dd , since Q crit is considerably affected by the drowsy voltage. Moreover, SER 
(a) (b) 
improvement is considerably higher during the early lifetime, reduces within the first months of operation and essentially stabilizes in two years. In Fig. 10(b) , we also show the trend of the average SER improvement evaluated over the lifetime, computed as reported in (6) . Average SER improvement ranges from 10.4% for V D dd = 0.7 V to 30.0% for V D dd = 0.8 V at t 0 , from 8.1% to 26.7% after 1 year, and from 7.7% to 25.3% after 5 years of operation
In our analysis so far, we have always considered minimum sized memory cells. As known, Q crit is affected by cell parasitics, and particularly by the size of transistors. In this regard, as discussed in [37] , Q crit of a node is much more impacted by the conductance of the driving gate than the node capacitance. Therefore, we now evaluate the impact of memory cell size on Q crit , and the obtained results are depicted in Fig. 11 . Q crit increases noticeably with the memory cell size and with V D dd , as shown in Fig. 11(a) , whereas the relative variation over the standard V D dd = 0.65 V is depicted in Fig. 11(b) . It is worth noting that, for a fixed V D dd (0.7, 0.75, or 0.8 V), the relative Q crit increase changes slightly with the lifetime.
So far, we have addressed the analysis of the impact of the considered drowsy modes on either static power or reliability features (Q crit and SNM) separately. We now define a new metric allowing us to jointly evaluate static power consumption and either Q crit or SNM. The new metric, which for Q crit is defined as PR eff (Q crit ) = Q crit /P st (for SNM, it is PR eff (SNM) = SNM/P st ), and referred to as power reliability efficiency for Q crit (or SNM), represents the critical charge (SNM) offered by a solution per unit of static power consumed. It is therefore an evaluation of the power efficiency in providing resilience against soft errors (noise sources) during drowsy mode.
The variation of PR eff as a function of lifetime and drowsy voltage, for different values of the access ratio γ is represented in Figs. 12 and 13, respectively. As we can see, the PR eff (Q crit ) increases over time for all considered cases. Indeed, as discussed in Section IV, P st decreases much faster with lifetime compared to Q crit . Moreover, the depicted function exhibits a maximum for V D dd = 0.75 V for lifetime values up to 6.6 years. For longer lifetimes, the PR eff (Q crit ) values for 0.75 V and 0.8 V almost coincide, with a slight prevalence of the latter. Moreover, we have found that the PR eff (Q crit ) drops again monotonically for V D dd > 0.83 V, and for V D dd = V A dd , PR eff (Q crit ) drops well below the values obtained for V D dd =0.65 V for all lifetimes. This can be explained by considering that P st increases exponentially with V dd , while Q crit varies almost linearly. If for small value of the drowsy V dd the Q crit /P leak metric is benefited by an increase of power supply, larger drowsy V dd values turn out to be a power inefficient approach for SER improvement.
The PR eff (SNM) profiles for different γ are depicted in Fig. 13 . Different from the analogous metric for Q crit , it exhibits a monotonic behavior for all lifetime and voltage values. Particularly, it increases over time and decreases with the V D dd , showing that increasing the drowsy voltage is less an efficient approach to improve SNM compared with Q crit improvement. On the other hand, we have shown that SNM is much less sensible to BTI and drowsy voltage variation compared to Q crit (Fig. 8) . Therefore, in the next section, we consider only PR eff (Q crit ) to jointly evaluate static power and reliability. 
VI. PROPOSED DROWSY POLICIES AND ARCHITECTURE
AND SIMULATION RESULTS From the simulation results obtained with the proposed exploration framework, we derive and evaluate three drowsy V dd selection policies and architectures, leading to three different power and reliability tradeoffs, which are identified at design time. As highlighted in Section III, BTI aging depends considerably on utilization and temperature, which therefore affect the trend over time of static power consumption, SER and SNM. Moreover, these metrics can also be affected by process variations, as we will show in Section VI-D. At design time, information on the workload can allow designers to build up a thermal map of the ICs with the temperature distribution [36] . Moreover, the impact of process variations can also be estimated at design time. Fig. 14 shows the rationale of the three proposed drowsy voltage V D dd selection policies that are discussed in the following sections. In the first case, denoted by Drowsy 1, a static V D dd = 0.7 V is selected at t 0 . This is slightly higher than the standard drowsy voltage (0.65 V), thus allowing us to improve reliability over the standard approach, yet limiting the static power consumption at t 0 , which represents the highest value over the memory lifetime. In the second case, denoted by Drowsy 2, a higher, static V D dd = 0.75 V is selected at t 0 . As highlighted in the previous section, this value allows us to increase considerably the reliability of the drowsy memory during stand-by, thus enabling to counteract the BTI 
A. Drowsy 1: Improved Drowsy Memory
In the Drowsy 1 solution, to increase memory reliability over the standard drowsy, yet meeting leakage power/energy constraints, power supply V D1 dd = 0.7 V is selected. Fig. 15 depicts the obtained simulation results. As can be seen, in 10 years of operation the energy saving [ Fig. 15(a) ] ranges from 22% for γ = 0 to 38% for γ = 0.75. As for the Q crit increase [ Fig. 15(b) ] over the standard drowsy memory (V D dd = 0.65 V), it ranges from 68% at t 0 to 57% at 10 years, while SNM increase is in the interval 11%-12% for all lifetime values. The average SER improvement, computed as discussed in Section V, is 10.4% at t 0 , it decreases to 8.1% after a year, and reaches 7.7% after 10 years.
The improved drowsy memory does not introduce any hardware overhead over the standard drowsy technique. However, during the very early lifetime, the memory experiences higher static power consumption than the expected value SPDC 0 of the standard approach. Particularly, the average value per cell increases by 39%, from 227 to 315 pW. This leads to an excess static power consumption of 0.369 mW for a 1 MB cache memory. This extra static power consumption, which is completely recovered in approximately 15 days of operation, represents a very small fraction of the power consumption of a whole microprocessor. As an example, in Table II we report the power consumption increase when the drowsy voltage is raised from 0.65 to 0.7 V for several microprocessor, and its variation over the total microprocessor power consumption P μP . It is worth noting that the power figures for the microprocessors come from different sources and refer to different technologies. As can be seen, the relative increase is negligible, ranging from 0.00061% for the low power Cortex A9 to 0.00656% for the high performance i7-4790T. This very small increase can be neglected when designing the power network and has a negligible impact on the thermal management system of the microprocessor.
B. Drowsy 2: Power Efficient Reliable Drowsy Memory
This solution relies on the static selection of a drowsy power supply aiming to maximize the PR eff (Q crit ) metric, thus the power efficiency in providing drowsy memory with soft error resilience. According to the results discussed in Section V, the drowsy voltage V D2 dd = 0.75 V is selected. From the simulation results in Fig. 16 , we can see that the Q crit (SNM) increase with respect to the standard drowsy technique is in the range 144%-153% (21.6%-22.7%) over the whole lifetime. The average SER improvement ranges from 20.8% at t 0 to 15.7% after 10 years of operation. This noticeable reliability improvement is achieved with no hardware overhead, but at the cost of an increase in static power consumption, whose amount varies with the access ratio γ . Particularly, the static power per cell is 315pW, which leads to an excess static power over the P μP ranging from 0.00164% for the low power Cortex A9 to 0.01775% for the high performance i7-4790T. This static power excess is recovered after 1.3 years of operation for γ = 0.5, whereas for longer lifetime the P ST drops below SPDC 0 . 
C. Drowsy 3: Adaptive Drowsy Memory
To increase reliability, yet meeting static power/energy constraints, we proposed an adaptive drowsy memory architecture, as shown in Fig. 17(a) , where the memory switches from V D1 dd = 0.7 V to V D2 dd = 0.75 V during its lifetime. The power control circuit generates the three different supply voltages required, whereas the supply voltage selection control block is the same as in the original architecture (Fig. 1) . The additional control signal LE identifies the moment in time t el when to switch from the two available supply voltages. It is generated at system level so that P st (V D dd = 0.75 V, t) ≤ SPDC 0 , ∀t ≥ t el , thus always meeting the static power constraint SPDC 0 . Through HSPICE simulations, we have found t el = 3.91 years. The supply voltage selection circuit provides the cache line with the proper supply voltage. Its structure is expanded in Fig. 17(b) , where the logic equations of the control signals c A , c D1 and c D2 for the three power switches are also reported. One additional power switch and a very small logic generating the control signals per cache line is required by the adaptive architecture. Fig. 18(a) shows the static energy saving over a standard drowsy technique. When the drowsy voltage switches from V D1 dd to V D2 dd , the energy saving over the expected value reduces, and then increases again up to 20% (for γ = 0.75) after 10 years of operation. Meanwhile, the Q crit (SNM) improvement over time [ Fig. 18(b) ] increases from around 60% (11%) during the first 3 years, to slightly less than 150% (25%) for the rest of lifetime. The average SER improvement over the standard drowsy memory varies as for the Drowsy 1 solution until t le , upon which it reaches 7.9%. When the drowsy voltage switches from V D1 dd to V D2 dd , the average SER improvement jumps above 12%, and slightly reduces to 11.2% after 10 years of operation. Therefore, a higher soft error resilience over time is achieved at the cost of less energy saving over the standard drowsy technique. An excess power consumption over the expected value SPDC 0 is experienced only at the early lifetime, when the memory operates with V D dd = 0.7 V, and the same considerations apply.
The described reliability improvement comes together with a small hardware cost, due to the on-chip generation of two different drowsy voltages, and one additional power switch and a very small ad-hoc control logic per cache line. Estimating the area of a cache memory as a summation of the gate area of all composing transistors expressed in terms of squares (1 square = W min L min ), we obtain the values reported in Table III for cache line sizes of 32 and 64 B. For comparison, we show the area of the standard drowsy memory and the overhead of the proposed solution. The results for a standard cache (with no DVS technique adopted) are also reported as a reference. The area overhead of the proposed adaptive drowsy has been evaluated by estimating the extra area per cache line due to the supply voltage selection control (derived from the voltage and WL access control circuit in Fig. 1 ) and supply voltage selection circuit in Fig. 17 . The area of the voltage supply circuit has not been considered in this area overhead estimation, since it has been assumed already present in the system. Moreover, it should be noticed that it is shared by the whole memory array. As can be seen, the area overhead of the proposed adaptive drowsy architecture is very limited.
D. Impact of Process and Temperature Variations on P st , Q crit , and SNM
We evaluate the impact of process and temperature variations on P st , Q crit , and SNM of a drowsy memory, considering V D dd = 0.65 V. First, using Monte Carlo simulations, we assess the impact of process variations on the variability of the leakage current (thus static power) of a memory cell during drowsy mode. Threshold voltage, oxide thickness and mobility of each transistor follow a normal random distribution around the nominal values, with a standard deviation 3σ = 10% · Y nom , where Y nom is the nominal value of the parameters varied during the simulations [38] . We perform 1000 permutations, collecting leakage current values during drowsy mode for t = t 0 and t = 5 years. The obtained results are presented in Fig. 19 , where the x-axis is the possible leakage current values of a memory cell categorized in 100 bins and the y-axis is their counted occurrences. The obtained random data exhibit a mean and standard deviation values m(t 0 ) = 3.75E-10A, σ (t 0 ) = 1.74E-10A and m(5 years) = 1.84E-10A, σ (5 years) = 1.56E-10 for t = t 0 and t = 5 years, respectively, thus validating that even in the presence of process variations, the average leakage current at drowsy mode is considerably reduced. Therefore, for the proper evaluation of the absolute static power consumption during the drowsy mode, the process variation effect should be considered. Nevertheless, the practicality of the proposed technique is not affected, since the relative power reduction at 5 years of operation over its value at t 0 incurs a negligible errors if process variation is not accounted for (50.9% power reduction with process variation and 52.1% using only nominal values). We expect to find similar results for different values of the V D dd . We have evaluated the impact of process variation also on Q crit and SNM, and it has been found to be considerably lower compared to that on the static power consumption. In particular, Q crit varies in the range 0.93-1.91 fC at t 0 , and in the range 0.55-1.44 fC at 5 years. Since these values are very small, the presence of simulation inaccuracies should be considered. As for the SNM, it is in the range 196-229 mV at t 0 , and 179-208 mV after 5 years of operation.
In Fig. 20 , we show the trend over time of static power and critical charge for three different temperatures, namely 60 • C, 75 • C, and 90 • C. As expected, since the BTI aging increases with the temperature, to higher temperatures correspond lower static power (beneficial effect) and lower critical charge (detrimental effect). A larger impact of temperature on static power than critical charge is exhibited.
As for the SNM, similar to the results discussed in Section V, a lower impact of temperature has been found. The values obtained at t 0 and after 5 years of operation are reported in Table IV. We can conclude this analysis highlighting that, although the absolute values of the considered parameters are affected by process and temperature variations, the proposed approach 
VII. CONCLUSION
In this paper, we showed that BTI-induced degradation can considerably benefit static power saving of drowsy cache memories. We developed a BTI analytical model for drowsy cache memories and a simulation framework allowing us to evaluate several tradeoffs between power consumption and reliability. We proposed three drowsy architectures, allowing us to achieve different power/reliability tradeoffs. Through SPICE simulations, we showed that, compared to standard aging unaware drowsy technique, an SER improvement up to 20.8% and an SNM increase up to 22.7% is enabled, with a limited increase in static power during only the very early lifetime, and with static energy saving up to 37% in 10 years of operation. These improvements are attained at no cost for the two static solutions Drowsy 1 and Drowsy 2, whereas the adaptive solution Drowsy 3 incurs a very limited area overhead. The practicality of the proposed approach is not affected by process and temperature variations.
